Abstract-A U-band VCO and a V-band push-push frequency doubler are designed in a 0.25 µm SiGe:C BiCMOS technology. The VCO oscillates from 48 GHz to 55 GHz, with an output power of around -1 dBm and a phase noise of -84 dBc/Hz at 1 MHz offset. The push-push frequency doubler has a minimum loss of 12 dB at 50 GHz for an input power of 6 dBm. It achieves an output power of -2.4 dBm at 50 GHz and -5.8 dBm at 75 GHz for an input power of 10 dBm. The VCO is biased at 4 V consuming 36 mA, and the push-push doubler draws 9.4 mA from a 2 V supply.
I. INTRODUCTION
Millimeter-wave signal sources are key components of modern communication and radar systems. Wireless systems at high frequencies attract much attention due to their wider bandwidths which enable much higher transmission rates [1] . Frequency doublers are widely combined with VCOs to generate signals at high frequencies, because the VCOs at low frequencies usually have better phase noise. Gilbert-cell and class-B topologies usually suffer from a low output power or a limited bandwidth. Therefore a push-push topology was used here which combines efficient frequency doubling with a simple topology. This paper presents a VCO covering a frequency range from 48 GHz to 55 GHz and a push-push doubler which works in V-band at a supply voltage of 2 V with a current consumption of 9.4 mA.
II. TECHNOLOGY OVERVIEW
The IHP technologies SG25H3 0.25 µm SiGe:C BiCMOS process was used in the design. The technology offers npn transistors with an f T of 110 GHz, an f max of 125 GHz, and BV ceo of 2.3 V. It also offers four types of resistors, metalinsulator-metal capacitors, scalable MOS varactors and so on. There are five metal layers: 3 thin metal layers and 2 TopMetal layers.
III. VCO

A. Circuit Design
The schematic of the VCO is shown in Figure 1 . The VCO core is based on a negative-resistance configuration, which is realized by capacitive degeneration in the emitter. MOS varactors were used to tune the oscillation frequency. The output buffer is a cascode-amplifying stage, in order to achieve a higher output power.
The inductors in the circuit are realized by Thin Film Microstrip Lines (TFMSLs) which is shown in Figure 2 bottom metal is Metal 1, with a thickness of 0.58 µm. The distance between them is 9.16 µm. As the TFMSL is to be used as an inductance, its characteristic impedance should be high to decrease the necessary geometric length, resulting in a narrow signal line width. It was chosen to be 3 µm and the simulated characteristic impedance of the line is about 82 Ω. The quality factor of a 300 µm line used as an inductor was simulated and the result is shown in Figure 2 (b). It was above 9 from 40 GHz to 75 GHz. To speed up the design process, a scalable TFMSL model [2] was established based on Momentum simulations.
To determine the oscillation frequency of the VCO, small signal S-parameter simulation was performed for the start-up condition. Figure 3 shows the results of the input impedance simulation. The oscillation starts where X 1 and X 2 cancel out each other while R 1 is negative and |R 1 | > 1.2R 2 [3] . It will finally sustain at the frequency where Z 1 +Z 2 =0. Figure 3 shows the oscillation starts at 46 GHz (V tune is 3 V).
B. Measurement
The chip photo of the VCO is shown in Figure 4 . The chip occupies an area of 450×770 µm 2 including bond pads. To measure the VCO on wafer, a 67 GHz differential probe, a Vband sub-harmonic mixer (Agilent 11970V) and a spectrum analyzer (HP 8563E (30 Hz-26.5 GHz)) were used. One of the differential output was connected to the spectrum analyzer and the other was terminated by a 50 Ω load. The VCO was biased at 4 V and consumed 36 mA.
The measured oscillation frequency and output power are shown in Figure 5 lation frequency agrees quite well with the simulation with Momentum, while the measured output power of the VCO differs by around 7 dB. Compared to the simulation with the TFMSL model, the measured frequency was higher by about 5 GHz and the measured output power was lower by around 4 dB. The difference of the output power may be due to the shift in the oscillation frequency, the simulation deviation of the transmission lines and the models of other components. For the future design, such deviation must be taken into consideration during simulation, and in order to establish a more precise TFMSL model based upon measurements, a line must be characterized on wafer.
The output spectrum of the VCO is shown in Figure 7 . The phase noise at 1 MHz offset is -84 dBc/Hz, compared to -88 dBc/Hz in simulation. The deviation may result from the noise induced by the tuning voltage supply [4] . Figure 7 shows the single-ended output power with the losses. To get the real output power, the losses from the cables, probes and other measurement setup should be compensated. In addition, due to the differential output, 3 dB must be added.
The phase noise of the VCO was also measured using the Phase Noise Utility of the Agilent 8565EC, which is a built-in software specialized to measure the phase noise of an oscillator at different offset frequencies or to continuously measure the phase noise at one spot offset frequency [4] . It was measured from 500 kHz to 100 MHz. The measurement result is shown in Figure 8 . The phase noise at 1 MHz offset is -85 dBc/Hz, which agrees quite well with the first measurement.
IV. PUSH-PUSH DOUBLER
A. Circuit Design
The schematic of the push-push Doubler is shown in Figure 9 . It is based on the common-collector push-push topology, i.e., the output is taken from the emitter. The commoncollector configuration reduces the effect of the base-emitter junction capacitors at high frequencies thus increases the bandwidth [5] . 
B. Measurement
The chip photo of the frequency doubler is shown in Figure 10 . The area of the chip is 345×485 µm 2 including Fig. 10 . Chip photo of the push-push doubler shown in Figure 9 . The chip size is 345 µm × 485 µm, including bond pads.
bond pads. For the characterization on wafer, a signal source (Agilent E8254A (250 kHz-40 GHz)) was used to generate signals with a maximum power of 10 dBm. A 25-37.5 GHz signal was then fed single-endedly to the input, while the other input end was connected to a 50-Ohm terminator. The output of the doubler was connected through a 110 GHz GSG probe to the V-band sub-harmonic mixer (Agilent 11970V) and the spectrum analyzer (HP 8563E). The doubler was biased at 2 V and consumed 9.4 mA. measured output power generally decreases with increasing frequency. At this input power, the measured maximum output power is -6.7 dBm at 52 GHz. The output power decreases to -9.6 dBm at 64 GHz, by about 3 dB. The simulated output power is relatively constant, around -6.5 dBm. output power of -2.4 dBm at 50 GHz (for fundamental frequency of 25 GHz) and -5.8 dBm at 75 GHz (for fundamental frequency of 37.5 GHz). The output power does not saturate yet for 10 dBm input power, because large transistors were used in the circuit. has a minimum loss of 12 dB at 50 GHz (for fundamental frequency of 25 GHz) with an input power of 6 dBm. For a 37.5 GHz input signal the gain saturates to -16 dB at the input power of 5 dBm.
Besides, because the doubler was driven single-endedly, the fundamental suppression could not be precisely measured. In future measurement a balun needs to be designed to differentially feed the input of the doubler.
V. CONCLUSION Using a 0.25 µm SiGe:C BiCMOS technology from IHP, a 48 GHz -55 GHz VCO was fabricated. The measured results were compared with the simulation. The deviation between them will have to be improved through a more precise TFMSL model based upon measurements. A push-push frequency doubler was also designed. It achieves an output power of -2.4 dBm at 50 GHz and -5.8 dBm at 75 GHz for an input power of 10 dBm. The doubler consumes 9.4 mA from a 2 V bias.
